CMOS LEAKAGE POWER REDUCTION AND DATA RETENTION

G.W.G.K.N. Udayanga 148469U

Degree of Master of Science in Electronics and Automation

Department of Electronics and Telecommunication Engineering

University of Moratuwa

Sri Lanka

07 January 2019

CMOS LEAKAGE POWER REDUCTION AND DATA RETENTION

Gangoda Withana Gamamge Kashita Niranjan Udayanga 148469U

Thesis submitted in partial fulfillment of the requirements for the degree Master of Science in Electronics and Automation

Department of Electronic and Telecommunication Engineering

University of Moratuwa Sri Lanka

07 January 2019

Table of Contents

Declaration of Candidate and the Supervisori
Acknowledgementsii
Abstractiii
List of figuresiv
List of Tablesvi
List of Abbreviationsvii
1. Introduction1
1.1 CMOS for Low power VLSI design
1.2 Motivation2
1.3 Contributions
1.4 Thesis Organization
2. Background6
2.1 CMOS power dissipation
2.1.1 Dynamic Power Dissipation6
2.1.1.1 Switch power Dissipation
2.1.1.2 Short Circuit Power Dissipation
2.1.1.3 Glitch power dissipation
2.1.2 Static power dissipation9
2.1.2.1 Subthreshold Leakage
2.1.2.2 Gate Oxide Leakage
2.1.2.3 Reverse biased Diode Leakage11
2.2 Technology Scaling
2.3 CMOS Leakage Power Reduction Techniques

	2.3.1 transistor Stacking	14
	2.3.2 Dual V _{th} Partitioning	14
	2.3.3 Reverse Body Biasing	15
	2.3.4 Variable Threshold CMOS	15
	2.3.5 Minimum Leakage Vector.	16
	2.3.6 Multi Threshold CMOS	17
	2.3.7 Power gating	17
	2.3.8 LECTOR concept.	18
3.	Analysis of MLV, Power gating and Data Retention	19
	3.1 Minimum Leakage Vector	19
	3.1.1 Chose best input vector from set of Random vectors	19
	3.1.2 Combination of Random MLV and Gate modification	19
	3.1.3 Dynamic programming based approach.	20
	3.1.4 Use of optimization algorithms	20
	3.1.5 MLV feeding Mechanisms	21
	3.1.5.1 Using blocking logic	21
	3.1.5.2 Using a Mux	21
	3.1.5.3 Using Scan Chain.	22
	3.1.5.4 Using Scan Enable and First level gating.	22
	3.1.5.5 Use a NAND / NOR logic instead last state inverter of the flop	23
	3.2 Power Gating	23
	3.2.1 Fine Grain Power Gating(FGPG)	24
	3.2.2 Coarse Grain Power Gating(CGPG)	24
	3.2.3 Power Gating Parameters.	25
	3.2.4 Drawbacks in power gating	26

3.2.4.1 Large wakeup times	26
3.2.4.2 Problem with state retention	26
3.2.4.3 performance drop due to on resistance	27
3.2.4.4 Challenges in sleep transistor design	27
3.2.5 Zig-zag power gating	27
3.3 Data Retention	28
3.3.1 Single Control Live Save	28
3.3.2 Dual Control Balloon	28
3.3.3 Single Control Balloon	29
4. METHODOLOGY AND TEST RESULTS	31
4.1 Research Approach	31
4.1.1 Same level VDD gating to form Gated Groups	34
4.1.2 Power reduction of Fan-out gates of Decayed Nets exterior to Gated	
Group	35
4.2 Timing/Performance Considerations of Gated Groups	36
4.2.1 propagation delay	36
4.2.2 How maximum Gated group size is decided	38
4.3 Methodology	40
4.3.1 Synthesize the Benchmarks with Synopsys design compiler (DC)	40
4.3.2 Find minimum leakage vector from randomly generated 100 vectors	41
4.3.3 Form Gated Groups with found MLV by using Synopsys Design	
Compiler	44
4.3.4 Required Gate modifications for grouping	49
4.3.5 Simulate the netlist with Gated Groups using synopsys XA for leakage	;

current
4.3.6 Slightly modify the algorithm so that the groups are form without driver
grouping and measure subthreshold leakage currents52
4.3.7 Feeding the input vector by modified low power, state retained flops52
4.3.8 Input Modification to feed MLV in Standby mode54
4.3.9 Feeding MLV in scan mode55
4.4 Test Results
4.4.1 Analysis of Modified flops
4.4.2 Standby Mode Leakage power60
4.4.3 Area increment61
4.4.4 Settle time/Wakeup time of Gated groups in post Standby powerup62
4.4.5 Data retention Verification of Modified Flops
4.4.6 Verification of successful Scan Mode operation64
5. Conclusion and Future Work
Reference List. 69
Appendix A: Verilog netlist of a synthesized Gated Group and a Modified Flop71
Appendix B: Some Computer Programs Used in this research

Declaration of Candidate and the Supervisor

I declare that this is my own work and this thesis doesn't incorporate without acknowledgement any material previously submitted for a Degree or Diploma in any other university or institute of higher learning and to the best of my knowledge and belief it doesn't contain any material previously published or written by another person except where the acknowledgement is made in the text.

Also I hereby grant to University of Moratuwa the non-exclusive right to reproduce and distribute my thesis, in whole or in part in print, electronic or other medium. I retain the right to use this content in whole or part in future works (such as articles or books).

Signature:	Date:
	out research for the masters thesis under my
supervision. Name of the supervisor: Dr. S. Thayapara	n
Signature of the supervisor:	Date:

Acknowledgement

I would like to acknowledge the fine support and guidance given by all the lecturers of Electronics and Automation Master's Degree program conducted by Department of Electronics and Telecommunication Engineering University of Moratuwa. And Special thank goes to my dearest supervisor Dr. S. Thayaparan for giving me an interesting and valuable research topic to pursue my master thesis. At the same time my supervisor's continuous guidance helped me a lot to resolve difficulties and problems faced while doing this research. And the support of my MSc 2014/2015 batch mates was a huge encouragement during the Masters degree's time.

Abstract

As silicon technology scaling, leakage power dissipation has become the most significant component from all CMOS power dissipation mechanisms. Minimum Leakage Vector(MLV) is used as a combinational logic leakage power reduction technique when a system is in standby mode. Compared to MLV, though an excellent leakage power reduction can be achieved with power gating technique it has some drawbacks like higher retention time and system state loss.

In this thesis we combine MLV and power gating techniques to achieve more leakage power reduction compared to MLV while mitigating prior mentioned drawbacks of power gating.

Instead of full chip power gating, we developed a simple algorithm which runs in linear time to identify the prospective locations for power gating once combination logic is fed with its MLV. The algorithm was implemented in tcl language and run on top of design compiler shell for a synthesized netlist.

Flip flops and input ports were modified to feed MLV in standby mode while facilitating for partial power gating within the flops without losing flop state to retain the system state back in active mode.

Flop modifications were extended to feed MLV in scan mode also so that scan mode leakage reduction can also be achieved while successful scan shifting carrying out.

Our implementations were tested with four selected ISCAS89 benchmarks using fast spice simulations with synopsys XA. We were able to achieve 30%-40% additional leakage power reduction compared to standalone MLV. The measured wake up time was always less than 0.25ns for all benchmarks while with standalone power gating this is more than a nano second or couple of nano seconds . Successful operation in scan mode and state retention of flops after standby mode were also verified. Rough estimate in area increment due to newly added infrastructure was also carried out.